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Abstract— A procedure of extracting a closed-form user-
friendly I-V equation for short channel carbon nanotube field-
effect transistors (CNFET) in the saturation region is presented 
by employing a relation between CNFET parameters meeting the 
experimental results. The methodology is based on the Stanford 
model and ballistic relation of one channel CNFET. In this 
regard, the ballistic relation is simplified to a closed-form I-V 
equation, and then, the parameters are estimated through the 
fitting algorithm by means of ICCAP and least square (LS) 
method, respectively, and the obtained equation is verified by the 
experimental results given in the literature. Additionally, an 
extended quantitative noise analysis is performed at the circuit 
level and the noise sources implemented in Verilog-A are added 
to the Stanford CNFET HSPICE model. Subsequently, with the 
accordance to the extracted I-V equation, a CNFET-based 
inductor-less broadband common-gate low noise amplifier (LNA) 
is designed theoretically and its results are confirmed in HSPICE 
based on the Stanford CNFET model, indicating a proper 
matching between analysis and simulation. The proposed 
CNFET-based LNA provides very high frequency bandwidth and 
also lower noise figure in comparison with its contemporary 
CMOS-based LNA, without any passive spiral inductor. 
Index Terms—Carbon nanotube (CNT), field-effect transistor 
(FET), short channel, closed-form I-V equation, Low noise 
amplifier (LNA), radio frequency (RF), noise figure (NF), 
nanoelectronics.  
I. INTRODUCTION 
ARBON nanotubes (CNTs) have the same properties of 
conductors and semiconductors. They are utilized in the 
field-effect transistors (FETs) as an alternative to conventional 
channels to provide CNFET devices, being considered as 
promising devices that could be substituted for CMOS by 
continuing scaling trends in semiconductor technology in the 
future [1]. Despite the intensive researches on the CNFETs in 
digital circuits and applications [2]–[4], few works can be 
found on CNFET applications in analog and RF domain; some 
of them are limited to presenting the lumped model for 
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CNFET structures as impedance matching components via 
metal contacts [5]; other studies have focused on the CNFET 
unity gain frequency, fT, as a RF property which is given by 
vF/(2πLg) for the Fermi velocity of vF and gate length of Lg [6], 
and also have performed CNFET device level considerations 
[7]. Moreover, RF building blocks features such as noise, 
linearity, power, and bandwidth have been reviewed in [8], 
[9]. Since the mentioned works indicate that CNFET can be 
utilized in RF applications, a simplified user-friendly I-V 
equation according to CNFET parameters is required at the 
first step of analog/RF integrated circuit (IC) design. In 
particular, apart from our preliminary work [10], there exists 
no user-friendly I-V equation for CNFET as clear as 
MOSFET. In [11], [12], optimum analog CNFET-based 
circuit design is suggested; however, their design methods 
are just focused on sweeping the CNFET geometric design 
parameters. On the other hand, from experimental point of 
view, there are some experiments obtained from the fabricated 
CNFETs with the channel length of 350 nm - 1 µm in RF 
domain, which are categorized as long channel devices, and 
some noise analysis are performed [5], [13]. However, 
considering short channel devices with minimum size channel 
length is desirable to achieve the inherent capability of 
CNFETs in terms of noise and bandwidth in comparison with 
MOSFETs [14]. In overall, introducing a closed-form user-
friendly I-V equation for short channel CNFET devices by 
employing a relation between CNFET parameters meeting the 
experimental results could be a primary requirement to have 
more details for CNFET-based RF IC design. Stanford 
CNFET model [15]–[18] provides a precise explanation of the 
electrical behavior of the intrinsic and additional doped CNTs. 
It has strong physical aspects such as transcapacitance 
network for intrinsic and doped CNTs, carrier scattering, 
parasitic capacitance, and screen effect. Apart from the 
mentioned features, it has a high accuracy with respect to the 
experimental results obtained from the fabricated CNFETs 
[18]. As well, it is notable that in the Stanford CNFET model, 
the transistor is considered as a short channel device with the 
channel length in the range of 10-100 nm in which the 
transport is quasi-ballistic. Additionally, a qualitative noise 
analysis is performed in [19] on short channel CNFETs based 
on the Stanford CNFET model. 
As it is mentioned earlier, CNFET devices can be utilized in 
RF applications like low noise amplifiers (LNA), which are 
one of the essential blocks in receiver architectures. Moreover, 
the trend towards broadband LNAs in modern and future 
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communication systems is due to covering multi-band 
frequencies, simultaneously, and reducing the total power by 
eliminating the extra components. Nevertheless, the design of 
broadband LNAs has conflicts in several aspects. One 
challenge is to achieve a low noise figure (NF) less than 3dB 
as well as maintaining impedance matching over several 
gigahertz bandwidth. Utilizing the CNFET technology in 
conjunction with RF circuit techniques makes it possible to 
meet suitable circumstances for designing broadband CNFET-
based LNAs. In order that, a theoretical background like prior 
technologies is needed. I-V equation at this background aids 
designers to acquire predictable consideration about CNFET’s 
behavior. This work aims to extract a closed-form I-V 
equation for short channel CNFETs through which the design 
of RF circuits like broadband CNFET-based LNA would be 
easier. 
This paper is organized as follows. In section II, a closed-
form I-V equation is extracted for short channel CNFETs in 
the saturation region based on the Stanford model and ballistic 
relation of one channel CNFET. After that and in section III, a 
quantitative noise analysis is performed at the circuit level for 
a short channel CNFET based on the Stanford model. The 
theoretical design of a CNFET-based broadband LNA is 
discussed, and then, its performance is compared to the 
CMOS-based LNA in sections IV and V, respectively. It is 
then followed by conclusion in section VI. 
II. CLOSED-FORM I-V EQUATION OF THE UNCORRELATED 
CHANNEL CNFET IN THE SATURATION REGION  
A. Basis of CNFETs 
A 3D view of CNFET is illustrated in Fig. 1 (a) in which its 
channels are formed by intrinsic semiconductors of carbon 
nanotubes. The geometric parameters D, W, N, and S indicate 
the diameter of the CNT, the transistor gate width, number of 
channels, and distance between centers of two adjacent CNTs, 
respectively. The relevance between these parameters is given 
by (1) [12]. Moreover, the parameter D has an inverse relation 
with the threshold voltage of CNTs, Vth, which is considered 
as half of the band gap energy, Eg, and expressed as (2) [20]. 










= = (2) 
where q is the electron charge. If the chirality vector is 
assumed as Ch = (n1, n2), the parameter D can be expressed as 
below [20]: 
2 2
1 1 2 2 ( )h cD C a n n n nπ π= = + + 
(3) 
where ac is the graphene lattice constant. 
Fig. 1 (b) shows the cross-sectional view of the CNFET. 
The surface potential of the intrinsic channel, φS, is obtained 
by voltage dividing between the quantum capacitance per 
channel per unit length, Cq, given by (4), and the gate-channel 
electrostatic oxide capacitance per channel per unit length, Cox, 
as (5) [20]. 
 
























in which t, vF, and VGS  are the dividing factor, Fermi velocity 
of the CNT carriers, and its gate-source voltage, respectively. 
As a matter of fact, due to the position of the intrinsic CNTs, 
the oxide capacitors, i.e. gate-channel capacitors, are separated 
to middle, Cox,m, and edge, Cox,e, capacitors, as shown in the 
Fig. 1 (c) [16], [18]. The relation between these two oxide 
capacitors can be expressed as below: 
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where hox, kox, kSub, and r are the distance between the center of 
CNTs to the gate of the device, the gate oxide dielectric 
coefficient, the substrate dielectric coefficient, and the radius 
of the CNTs, respectively. The factor ηc shows the 
electrostatic effect of the adjacent channels on the middle 
channel which makes its capacitor to be different from the 
edge capacitor. However, in accordance with [16] and by 
assuming S greater than 20 nm, ηc is negligible. Therefore, the 
value of oxide capacitor per channel per unit length can be 
written as (8), in which ε0 is vacuum permittivity. 
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From electromagnetic point of view, the current of channels 
may be influenced by the adjacent channels because of the 
magnetic coupling between the near channels. It is feasible to 
specify these influences by calculating the magnetic field from 














where µ0 and Lc are the permeability and half-length of each 
CNT, respectively. For a typical CNT, Ic is the DC drain-
source current of each channel in the range of micro ampere, Lc 
and S are in the range of nanometer, giving the acquired B in 
the range of 10-4 T. Such a small magnetic field cannot influ-
ence the current of the target channel [21]. 
In the light of the electrostatic and electromagnetic effects, 
generally, CNFET channels can be classified as correlated and 
uncorrelated channels. Namely, the current of the uncorrelated 
channel is not influenced by the adjacent channels currents. 
Indeed, for S greater than 20 nm all channels have similar 
properties, i.e. ηc is approximately equal to zero. By contrast, 
for the correlated channels, S lower than 20 nm, the current of 
target channel is affected by other channels via the electrostatic 
capacitances and electromagnetic fields. 
B. Description of the closed-form I-V equation  
As mentioned in prior sections, the Stanford model does not 
provide any straightforward closed-form I-V equation for the 
design of CNFET devices. For instance, in the Stanford model 
level 2, by considering the charge conservation equations [17], 
ID of the short channel CNFET with the drain-source voltage of 
VDS in the saturation region is expressed as below: 
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where Vπ, ħΩ, h, KT, and λop are the carbon π-π band energy, 
optical phonon-energy, Planck’s constant, thermal energy, and 
optical phonon-scattering mean free path, respectively. The 
energy of states E(km,kl) is undeniable which is related to the 
wave number circumferential direction km and wave number 
current flow direction kl. In this case, m and l signify the mth 
and lth discrete sub-band in circumferential and current flow 
directions, respectively [17].  
Nevertheless, to provide a closed-form I-V relation, 
considering some simplifications are required. The ballistic 
relation of one channel CNFET current is as follows [22]:  
( ) ( ) /2 /  Eg/2 /4
(1 ) )(1s s DS
q Eg KT q qV KT
D
q
I KT ln e ln e
h
ϕ ϕ− − − = + − + 
 (11) 
For the saturation region, VDS >VGS – Vth, it is irrefutable 
that the positive portion is dominated. Therefore, the 
saturation current can be expressed as below: 





I KT ln e
h
ϕ − = + 
 (12) 
Due to the value of KT, which is lower than (qφS-Eg/2), the 
term 1 in (10) is neglected in comparison to the exponential 
term. As a result, the I-V equation can be obtained by 
substituting (2), (4), and (5) in (12), as follows:  
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 (13) 
where gc is the transconductance of each CNT. Therefore, the 
ideal I-V equation for the short channel CNFET with N 
uncorrelated channels can be written as below: 
( )D GS C thN Vg tVI ≈ − (14) 
C. Validation of the closed-form I-V equation  
Since the Stanford model is available for ballistic short 
channel CNFETs, in order to validate the obtained closed-form 
equation given by (14), an optimization and curve fitting 
algorithm is applied on the CNFET by targeting the Stanford 
model. For doing it, the estimated closed-form I-V formula 
output is compared with the target system output, Stanford 
model, and the generated error is used to adjust the estimated 
formula coefficients. 
The relation between the drain saturation current, I, and 
gate-source voltage, v, of the transistor in the ballistic 





I α= − (15) 
in which v'th is the threshold voltage of CNFET. The exponent 
characteristic, p, must be between 1 and 1.5 [23]. There are 
three parameters to fit, p, α, and v'th. The ICCAP software is 
used to fit these three parameters, simultaneously. First, the 
results provided by the Stanford model are imported to ICCAP 
as a measurement. Then a Verilog-A model involving Eq. (15) 
is implemented. ICCAP, coupled with Spectre performs 
simulations on the Verilog-A model, adjusts the parameters 
step by step in order to match the measurement. Fig. 2 
illustrates the estimated parameter p versus N, D, and S which 
are swept in practical ranges. As it is obvious, the abundance 
of p reaches the maximum value where it is between 0.94 and 
1. As a result, it is considered that p is approximately equal to 





I α θ θ= − = + (16) 
where v'th and α are equal to θ1 and – θ0/ θ1, respectively. 
 
Fig. 2. Estimated parameter p for different N, D, and S 
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Fig. 3. Structure of the utilized system identifier. 
As it can be seen, Eq. (16) is linear with respect to θ0 and 
θ1. Thus it can be identified by LS method. This structure is 
illustrated in Fig. 3, where the estimated current and error are 
denoted by Iest and e, respectively. Estimated coefficients 
vector, θ, containing θ0 and θ1, is achieved by using the LS 
method as below: 
†V I=θ (17) 
where V represents the input matrix. Since the CNFET 
parameters are affected by geometric variations such as D, S, 
and N, changing one of the geometric parameters in each case 
for the input voltage from 0 to 2 V, while considering the 
others fixed, and extracting the drain current, the estimated 
coefficients vector is obtained via the LS method, as given in 
Table I and Fig. 4. It is noted that the drain voltage of the 
CNFET is tuned at the saturation region. As it is shown in Fig. 
5, the estimated formula in (16) (dash line) has a good 
agreement with the target obtained from the Stanford model. 
According to Fig. 5 (a), increasing N causes an increase in 
the drain current. If the number of channels becomes β times 
larger, the coefficient α will be increased by a factor of β, 
while v'th will be constant (Fig. 4 (a)). The reason can be 
attributed to the parallel channels. On the other hand, for the 
variations of S greater than 20 nm, the drain current will be 
constant (Fig. 5 (b)). In addition, the coefficient α and v'th will 
be constant, too. 
In order to consider the effect of diameter on the drain 
current of CNFET, zigzag CNTs, i.e. CNTs with n2=0 in (3), 
are considered. The increment of n1 will cause to increase D 
and Cox according to (3) and (8), respectively, and to decrease 
Vth based on (2), corresponding to the increment of coefficient 
α and reduction of v'th, obtained in Figs. 4 (b) and 5 (c). 
From the obtained results, it can be concluded that the 
coefficient α (transconductance) is proportional to the 
multiplication of the number of channels and the capacitance. 
Moreover, according to the transconductance unit, it is noticed 
that α is approximately equal to NCtυCNT and the saturated 
drain current given by (16) can be updated as below: 
' '( v ) vD t CNT GS th GS thI NC V Vυ= − ≥ (18) 
in which, υCNT and Ct are the carrier velocity and equivalent 
capacitance per unit length of the CNTs, respectively. If it is 
assumed that Ct -1 = Cq -1 + Cox -1 and v'th = Vth/t, an acceptable 
matching will be found between the I-V closed-form equations 
given by (18) and (14) for uncorrelated short channel 
CNFETs. In order to validate the accuracy of the proposed 
closed-form I-V equation for CNFET in the saturation region, 
it is compared with the experimental results of [24], as it is 
shown in Fig. 6, in which the obtained mean-square error is in 
the order of 10-14 A. 
TABLE I 
ESTIMATED COEFFICIENT   





1 20 1.5 3.64e-5 0.38 
3 20 1.5 1.08e-4 0.38 
II. 
S_variation 
3 20 1.5 1.08e-4 0.38 
3 30 1.5 1.08e-4 0.38 
III. 
D_variation 
1 20 2.8 5.37e-5 0.26 
1 20 1.5 3.64e-5 0.38 
 
 
Fig. 4 Estimated coefficients α and v'th for different, (a) N and (b) D. 
III. OVERVIEW OF SHORT CHANNEL CNFET NOISE ANALYSIS                                          
A qualitative noise analysis on a one channel CNFET based 
on the Stanford CNFET model is performed in [19]. However, 
one channel CNFET cannot afford the RF application 
requirements like current and power demands. Hence, it is 
needed that a multiple channel CNFET is considered from 
noise analysis point of view to satisfy these necessities. This 
section provides a noise analysis for the short channel CNFET 
with N channels based on the Stanford model by taking into 
account both the uncorrelated and correlated channels.  
1. Uncorrelated Channels 
As it is mentioned before, the CNFET channels are 
uncorrelated for S greater than 20 nm. In addition, two regions 
of saturation and triode are considered here.   
A. Saturation Region 
The saturation current in CNFETs is due to the invariance 
of carrier density while it appears in MOSFETs due to the 
pinch-off effect. Additionally, the short channel effect limiting 
the MOSFETs output resistance has no significant impact on 
the CNFETs. The simplified equivalent circuit of the CNFET 
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based on the Stanford model is shown in Fig. 7 (a), where RS 
and Rd represent the channel resistors at the source and drain 
regions, respectively, and ro is the output resistance of the 
device which is near to 100 MΩ per channel [18], [25]. It 
should be noted that the contact resistor of source/drain metal 
electrode described in [18] is smaller than RS/Rd. Furthermore, 
since the magnetic inductance is about four times smaller than 
the kinetic inductance, the magnetic inductance is ignored in 
the CNFET Stanford model. As a result, the contact resistors 
and magnetic inductance are not taken into account in the 
equivalent circuit. According to [18], the CNFET intrinsic 
channel, CNFET_L1, in conjunction with the drain and source 
regions, CNFET_L2, forms a one channel CNFET. The 
equivalent transconductance of the CNFET_L2 can be 
expressed as follows: 
int int(1 )C Sg g g R= + (19) 
where gc and gint represent the CNFET_L2 and intrinsic 
transconductance, respectively. It is accepted that flicker and 
shot noises are the dominant noise sources in a short channel 
CNFET [19]. There are three main noise sources in the 
CNTFET_L2 consisting of the intrinsic channel equivalent 
noise (shot and flicker noises), and the doped channel 
drain/source region shot noises (Fig.7 (a)). However, the 
flicker noise is neglected at high frequencies because of its 
inverse relation with frequency. The equations of different 
noises per unit bandwidth can be expressed as below: 
2 2
,int , 2 , 2
2 ( )H
n D L D L
i qI F I f
n
α
= + (20) 
2




, , 22dn R D L dopi qI F= 
(22) 
 
where ID,L2, f, αH, and n are the drain current of CNFET_L2, 
frequency, technology-dependent constant, and number of 
charge carriers in the semiconductor, respectively. Moreover, 
Fdop and F are doped and intrinsic channel’s Fano factor, 
respectively. According to [19], αH and Fdop are approximately 
equal to 10-4 and 0.3 by considering manufacturing results. On 
the other side, although there is no experimental results for 
intrinsic short channel shot noise, its theoritical model is 
widely reported in the litreture [26] in which F is between 0 
and 1 for the saturation current and has a reverse relation to 
ID,L2. By considering the high output impedance, the noise of 
Rd has no significant effect on the CNFET_L2 equivalent 
current noise, in,cht, shown in  Fig. 7 (b). As a result, it can be 
expressed as below: 
2 2 2
, 1 , 2 ,intSn cht n R n
i G i G i= + (23) 
where G1 and G2 are the transfer gains which are equal to 
(gintRs/(1+gintRS))2 and (1/(1+gintRS))2, respectively.  
The total current of the CNFET with N channels consists of 
the edge channels current, ID,L2,e, and middle channels current, 
ID,L2,m. Therefore, the equivalent noise includes two parts: edge 
channels noise, in,cht,e, and middle channels noise, in,cht,m, 
obtained by substituting edge Fano factor, Fe, edge intrinsic 
transconductance, gint,e, and ID,L2,e as well as middle Fano 
factor, Fm, middle intrinsic transconductance, gint,m, and ID,L2,m  
 
Fig. 5 Comparison between the estimated and Stanford model drain currents 
versus gate-source voltage of the CNFET for different (a) N (S=20 nm, D=1.5 
nm), (b) S (D=1.5 nm, N=3), (c) D (S=20 nm, N=1).  
 
Fig. 6 Comparison between this work model and measurement results 
obtained from [24] (D=1.6 nm, N=1). 
in Eqs. (20)-(23), respectively. As a result, total noise of the 
CNFET with N channels, in,tot, (Fig. 7 (c)), is equal to: 
2 2 2
, , , , ,2 ( 2)n tot n cht e n cht mi i N i= + − (24) 
 However, for uncorrelated channels, in,cht,m and in,cht,e will 
be equal [10]. Therefore, total noise of the CNFET with N 
uncorrelated channels, in,tot,un, can be expressed as below: 
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Fig. 7 (a) CNFET Small signal equivalent circuit and its internal noise current 
sources in the saturation region, (b) Equivalent compact noise source model 
considering the noise of CNFET_L2, (C) CNFET total noise sources with N 
channels. 
2 2
, , ,n tot un n chti Ni=  (25) 
Substituting ID,L2=ID/N, where ID is the current given by the 
closed-form I-V equation extracted in section II, and taking 
into account q=KT/VT (VT is the thermal voltage), at high 
frequencies, (25) can be rewritten as below: 
2
, , 4n tot un c mi KTg NH= (26) 
in which gc is equal to CtυCNT obtained from (14) and (18). In 




















g R gV R
V
H  (27) 
It is clear that Hm has a reverse relation to temperature, and 
hence, (26) is independent of temperature. 
B. Triode Region 
In the triode region, the intrinsic channel drain current has a 
linear behavior versus drain-source voltage. As a result, the 
intrinsic channel resistance Rds will be decreased with respect 
to ro. The CNFET small signal model based on the Stanford 
model in the triode region is shown in Fig. 8 [18]. The 
equivalent current noise can be calculated as below: 









n cht n R n











+ + + +
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  (28) 
In addition, the total noise equation for N uncorrelated 
channels is as follows: 
( )2 2 2 2 2 2 2, , ,int ,2( ) s dn cht s n R ds n d n Rd ds s
N






Fig. 8 CNFET Small-signal equivalent circuit and the internal noise current 
sources of the CNFET_L2 in the triode region.  
If it is assumed that Rm is the total resistance of N 
uncorrelated channels of CNFET and by considering Rm,L2, the 
CNFET_L2 equivalent resistance, equal to RS+Rds+Rd (=NRm), 
ID,L2 equal to ID/N (=VDS/Rm), and q=KT/VT, and neglecting the 
flicker noise at high frequencies, (29) can be simplified as 



















J R F R
RV
F F=  + +   (31) 
For a similar reason, (30) has no temperature dependency 
due to the inverse relation between Jm and temperature. 
2. Correlated Channels 
The noise theoretical overview can be perused for 
correlated channels which their currents are influenced by 
neighboring channels current (ηc≠0). In this circumstances, by 
taking (6), (7), and (10) into account, the relation among ID,L2,m 
and ID,L2,e can be expressed as below: 
,, 2, 2, (1 )D LD L m e cII η= −  (32) 
Because of this difference between the edge and middle 
channels current, F, G1 and G2 will change, too. With regards 
to (24) and by considering G1,e, G2,e and G1,m, G2,m as the 
transfer gains of edge and middle channels, respectively, and 
σ=Fm-Fe, ΔG1=G1,m-G1,e, and ΔG2=G2,m-G2,e, total noise of the 
CNFET with N correlated channels, in,tot,C, is achieved as (33). 
2 2 2
, , , , , ,
2, 1 22 2, ,
( 2)
2 ( 2 )) (1
c
D L
n tot C n cht e n cht e
e dop ee c
i Ni N i




 + − − + ∆ + ∆ + ∆ 
 (33) 
As it is clear in (33), the correlated term of in,tot,C 
corresponds to ηc, ΔG1, ΔG2, and σ. Hence, it is expected that 
(33) will become equal to (25) under uncorrelated situation 
when these factors proceed to zero. 
IV. BROADBAND CNFET-BASED LNA DESIGN 
LNA architectures are generally categorized to common-
gate and common-source structures. The common-gate (CG) 
architecture demonstrates superior isolation and stability 
thanks to the lack of Miller effect of gate-drain capacitance, 
Cgd. In addition, due to its constant wideband input impe-
dance, it can be considered as a good candidate for wide-band 
impedance matching, without using additional components, 
while preserving area consumption and avoiding from more 
resistance losses of on-chip inductors [27]. Beside the proper 
characteristics mentioned regarding the common-gate 
architecture, its noise performance is limited by the input 
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matching condition due to fixing the device transconductance 
by the antenna output resistance. Therefore, noise reduction 
techniques are necessitated to be applied in order to improve 
the noise performance of CG LNAs for utilizing their wide 
bandwidth features [28]. There are some techniques to 
enhance the noise performance of the broadband LNAs (e.g., 
feedback and feedforward). The circuit noise is greatly 
dependent on the transconductance ratio of transistors (i.e., 
mismatch) in the feedforward techniques while this limitation 
is not significant in the feedback ones [29]. As a result, the 
negative feedback structure is used here to design the 
proposed broadband CNFET-based LNA. 
The proposed broadband CNFET-based CG LNA topology 
is depicted in Fig. 9. It consists of two negative feedbacks 
which are applied by M2 and M3, while the signal is transferred 
towards the output by the common-gate transistor M1. The 
common-source transistor M2 boosts the transconductance of 
M1. Rb sets the extra path to the power supply to compensate 
the difference in the transconductance of M2 and M3. Since, 
the total capacitance of the input device in the CNFET 
technology is very low over the bandwidth there is no need to 
any inductor over the large bandwidth such as 3 to 38 GHz. As 
a result, the resistor Rp is used here as the input terminal 
resistor instead of the conventional spiral inductors resulting 
in a broadband CNFET-based inductor-less CG LNA with 
reduced area. It is noticed that by carefully design of Rp, it is 
possible to reduce its noise effect. Moreover, transistor M4, 
biased in triode region with equivalent resistance of RL, 
provides an active load at the output terminal that used instead 
of conventional resistors to decrease the total noise. Finally, 
transistor M5 buffers the output signal to provide a matching 
condition. 
A. Input Impedance Matching  
The in-band LNA impedance can be yield as (34): 
3 1
1 3 2






m b m L
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m m b m b in
g R g R
Z R
g g R g R SC
 (34) 
in which, Cin is due to the parasite capacitors at the input 
which is very low. gmi denotes the total transconductance of 
transistor Mi which is equal to Ngc for N uncorrelated 
channels. By assuming gm3Rb (1+ gm1RL) and gm3 smaller than 
one and gm2, respectively, and considering Rp at least 10 times 













The input impedance Zin should be equal to Rsource for 
establishing the matching condition. 
B. Gain and Bandwidth 
As it is shown in Fig. 9, in terms of input impedance 
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Fig. 9 Proposed broadband CNFET-based LNA topology. 
 
Fig. 10 Equivalent circuit with the noise sources.  
According to the primary assumptions, (36) can be 
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 (37) 
Moreover, the bandwidth is equal to 1/(RLCP) in which CP is 
the parasite capacitance at the drain of M1. We expect a high 
bandwidth due to the quantum capacitors of the CNFET [17]. 
C. Noise Analysis 
The circuit noise sources consist of the CNFETs channel 
noise and the thermal noise of resistors. To calculate the noise 
figure, the ratio of the total noise due to all noise sources and 
the noise due to the source resistance is needed. 
The voltage gain Vk /Vin is calculated as below: 
2 1 3
2
3 11 (1 )
k m m m L
m b
in b m m L
V g g g R
g R





Fig. 10 shows the equivalent circuit with its noise sources 
where the voltage gain A equals gm2Rb and the noises of M1, 
M2, M3, and Rb are defined as an accumulated noise source Vn,k 
at node k. In addition, the voltage gain Vn,out/Vn,k can be 
calculated as follows: 
, 1




n out m L
n k m source
V g R
V g R A
 (39) 
Due to the matching condition, Rsource=(gm1(1+A))-1, (39) is 
simplified as below: 
1536-125X (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.












= −  (40) 
The power spectral density of the noise components at the 
output of the first stage, the drain of M1, within LNA’s 
bandwidth can be obtained as follows: 
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The thermal current noises of Rp and Rsource are transferred 





























Therefore, the noise figure is obtained as below: 
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The circuit has been designed in a way that A or gm2Rb are 
much higher than one, thus the noise effects of M1, M2, M3, 
and Rb on the noise figure would be insignificant. Moreover, 
the coefficients Hm1, Hm2, Hm3, and Jm4 are less than one, and 
hence, they can reduce the noise figure. All in all, the most 
important noise sources are Rp and RL which should be 
designed, accurately. 
According to (20), there is a dependency among the 
intrinsic shot noise and F. On the other hand, NF is influenced 
by F. To determine this influence, the ratio of changes in NF 
(ΔNF) to the variations of F (ΔF) due to the circuit 
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It is mentioned that, ΔNF is impressed a bit by ΔF in accord 
with the primary design assumptions expressed in this section. 
V. RESULTS 
The broadband CNFET-based LNA is designed and 
characterized in HSPICE based on the 32 nm Stanford model 
[15] and 1 V power supply. Although the Stanford model is 
validated by experimental results [18], it has not any noise 
sources. As a result, its compact noise model presented in [19] 
is extended here for N channels CNFET and is taken into 
account via Veriloge-A for design of the LNA. 
It is noted that, taking technological process into account 
for design parameters of CNFET devices is needed as practical 
aspects. Namely, although the CNT diameter variations and 
mispositioning of CNTs are considered as types of 
manufacturing process faults, the mechanism which is taken in 
[30] provides aligned arrays of CNTs perfectly while the 
diameters range from 0.5 to 3 nm within 10% standard 
deviations. In addition, although the diameter variations make 
unwanted metallic CNTs, they can be removed by 
thermocapillary resist as a promising approach [31]. 
Moreover, a majority of issues related to the fabrication 
process of CNFET has been solved and fabricated CNFETs 
are scaled down with minimum S equal to 4 nm [32]. On the 
other hand, increasing the CNTs density in the form of high 
performance CNFETs for the future electronics looks 
promising. For instance, the CNTs density is enlarged up to 
45-55 CNTs/μm [33]. Due to these facts, it is significant to 
study the capability of systems designed in forthcoming 
technology. In this regard, the values of D, S, and CNTs 
density are set to 3 nm, 20 nm, and 51 CNTs/µm, respectively.  
The maximum transconductance per channel is reached by 
maximizing the practical diameter; hence, D is set to 3 nm. On 
the other hand, in order to have uncorrelated channels, S is set 
to 20 nm. As a result, the major design factor is the parameter 
N. In the design, we select the gate-source bias voltage; then 
the desired total current and transconductance can be obtained 
by selecting the proper N based on the acquired closed-form I-
V equation. In this regard, the ratio of gm2/gm3 is almost equal 
to N2/N3 in which N2 and N3 are the number of channels of the 
transistors M2 and M3, respectively. It is noted that N2 is set to 
be considerably much greater than N3. Alternatively, we set 
gm3Rb=0.01 which is stemmed from Rb=40Ω and N3=6. These 
terms lead us to reach our primary assumptions, i.e. gm3Rb (1+ 
gm1RL) << 1 and gm3 << gm2. The design parameters and 
Stanford model technology configuration are listed in Tables 
II and III, respectively. 
Fig. 11 illustrates ΔNF/ΔF due to each component of the 
LNA. As it can be seen, small variation of F will not cause 
significant variation in ΔNF. For example, the variation of 0.1 
for F will cause the maximum changes about 0.3 for ΔNF/ΔF. 
Thus, the ΔNF will be equal to 0.03 which cannot have a 
significant influence on the total NF. 
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DESIGN PARAMETERS OF THE BROADBAND CNFET-BASED LNA 















M1 100 20 3 Vb1 = 0.35 Ib = 2 ID1= 0.216 ID1= 0.218 C1 = 5 RP =500 
M2 3100 20 3 Vb2 = 0.3  ID2= 14.4 ID2=14.5 C2 = 5 RL =900 
M3 6 20 3 Vb3 = 0.8  ID3= 0.038 ID3= 0.036 C3= 5 Rb=40 
M4  23 20 3 Vb4 = 0.3    C4 = 5  
M5 450 20 3     C5 = 5  
 
 
Fig. 11 The ratio of ΔNF to ΔF affected by each component of the LNA. 
 
Fig. 12 Characterizations of the broadband CNFET-based LNA: (a) NF, and 
(b) Gain.  
 
Fig. 13 Noise figure of the proposed LNA versus |Zs/Z0|. 
The noise figure and gain of the LNA are shown in Fig. 12. 
Over the bandwidth (3 to 38 GHz); the noise figure is less than 
1.5 dB and the gain equals 14.7 dB and drops just 1 dB over 
the entire bandwidth. In addition, there is an acceptable match 
between the analytical and simulation results. Fig. 13 shows 
the noise figure versus |Zs/Z0| in which Zs is the source 
impedance and Z0 is equal to 50 Ω. As it is obvious, the optim- 
TABLE III 
TECHNOLOGY CONFIGURATION OF THE STANFORD MODEL 
Parameters Value 
Chirality Vector (38,0) 
Power Supply 1 V 
Gate Length 32 nm 
Dielectric Constant 16 
Doped Source Side Length 32 nm 
Doped Drain Side Length 32 nm 
Gate Dielectric Thickness 4 nm 
Intrinsic CNT Mean Free Path 200 nm 
Doped CNT Mean Free Path 12.5 nm 
CNT Work Function 4.5 eV 
Source/Drain Metal Contact Work Function 4.6 eV 
 
Fig. 14 Scattering parameters of the proposed broadband CNFET-based LNA: 
(a) S11, S22, and S12 and (b) Smith chart. 
um noise figure, NFmin, is acquired around the source 
impedance of 50 Ω, approximately.  
S11 and S22 are metrics of impedance matching with 50 Ω 
resistor at the input and output of the LNA, respectively. To 
make impedance matching at the output, a buffer is used 
which has insignificant effect on the gain while establishing a 
better matching. As it is illustrated in Fig. 14 (a), the paramet-  
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PERFORMANCE OF THE BROADBAND CNFET-BASED LNA 
 IN COMPARISON WITH OTHER WORKS 










Data Sim. Exp. Exp. Sim. 
Power 
supply(V) 
1.8 1.8 2.5 1 
Pdiss(mW) 15.3 12.6 N.A. 16 
IIP3(dBm) -1.85 -0.7 -6 1.7 
BW(GHz) 3-6 1.05-3.05 1-1.2  3-38 
NF(dB) 3.5-3.6 2.6-3.1 8 0.4-1.3 
S21(dB) 20.14-21 16.9 11 13.7-14.7 
S11(dB) < -11 < −10 < -10 < -10 
S22(dB) < -9 N.A. < -18 < -15 
Number of 
inductors 
6 4 5 0 
Total inductor 18.75 nH N.A. N.A. 0 
 
 
Fig. 15 Linearity characteristic of the broadband CNFET-based LNA: (a) IIP3, 
and (b) IIP2. 
er at the entire frequency range, and hence, the system can be 
assumed as a unilateral device. As a result, the stability 
creteria can be obtained by checking |S11| and |S22|. It is 
acceptable that in this circumstances, when |S11| and |S22| 
become less than 1, the system is likely unconditionally stable. 
Additionally, for taking the phase behaviour into account, S11 
and S22 are displayed on the Smith chart (Fig. 14 (b)). These 
graphs are approximately located around the center of Smith 
chart where the reflection coefficient is zero.  
The linearity parameters IIP3 and IIP2 of the proposed 
CNFET-based LNA are shown in Fig. 15. For this purpose, 
two frequencies of 6 GHz and 6.5 GHz are applied as the input 
signals of the LNA. As it can be seen, IIP3 and IIP2 of 1.7 
dBm and 1.9 dBm have been reached. 
In overall, Table IV lists the performance of the broadband 
CNFET-based LNA compared with recently published LNAs. 
The proposed circuit benefits from low NF, very high 
frequency range, and high linearity with moderate power 
consumption, while no passive spiral inductor has been 
utilized in its structure. 
VI. CONCLUSION 
This paper has presented the extraction of a closed-form I-V 
equation for short channel CNFETs in the saturation region 
based on the Stanford model and ballistic relation of one 
channel CNFET. After simplifying the ballistic relation to a 
closed-form I-V equation, the coefficients have been estimated 
by ICCAP and LS method. Furthermore, an extended 
quantitative noise analysis has been performed at the circuit 
level and the noise sources implemented in Verilog-A are 
added to the Stanford model.  Afterward, a CNFET-based 
inductor-less broadband CG LNA is designed theoretically 
based upon the extracted I-V equation and its results 
confirmed in HSPICE based on the Stanford CNFET model 
indicate a proper matchnig between analysis and simulation. 
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